STRATEGIC INTELLIGENCE REPORT

TECHADVANT

India's Semiconductor Supplier Ecosystem Around Dholera

A premium strategic intelligence publication on the eleven pillars of fab–grade readiness, strategic control points, and the 2035 investment thesis for India's largest greenfield semiconductor cluster.

INSIDE THE REPORT

- 11 PILLARS OF FAB-GRADE READINESS
- STRATEGIC CONTROL POINTS MAP
- SUPPLIER ECOSYSTEM MAPPING & BENCHMARKING
- INVESTMENT THESIS TO 2035
- RISK, RESILIENCE & OPPORTUNITY ANALYSIS

EDITION
2026

CLASSIFICATION
Strategic Intelligence
— Tier-1 Consulting Grade

REPORT LENGTH
150+ pages
32 exhibits
25+ tables

FOCUS HORIZON
2026–2035
Outlook & Scenarios

TECHADYANT LABS
STRATEGIC INTELLIGENCE REPORT

India's Semiconductor Supplier Ecosystem Around Dholera

A premium strategic intelligence publication on the eleven pillars of fab-grade readiness, strategic control points, and the 2035 investment thesis for India's largest greenfield semiconductor cluster.

PUBLISHED BY
Techadyant Labs
labs.techadyant.com

Copyright

First edition: January 2026

Publisher: Techadyant Labs | labs.techadyant.com

Disclaimer

This report has been prepared by Techadyant Labs for general strategic intelligence purposes. The analysis, findings, projections, and recommendations contained herein are based on publicly available information, regulatory filings, supplier disclosures, industry datasets, and primary research conducted between September 2025 and January 2026. While every effort has been made to ensure accuracy at the time of publication, Techadyant Labs makes no representation or warranty, express or implied, as to the accuracy, completeness, or reliability of the information presented.

Forward-looking statements — including but not limited to market sizings, scenario projections, capex forecasts, capacity build-outs, and policy outlooks — involve significant judgement and uncertainty. Actual outcomes may differ materially from those projected. The reader is cautioned not to place undue reliance on any forward-looking statement. Techadyant Labs undertakes no obligation to update, revise, or affirm any such statements.

This report does not constitute investment advice, legal counsel, tax guidance, or regulatory interpretation. Readers are advised to engage qualified professional advisors before making any commercial, financial, or policy decision based on the contents of this report. References to specific companies, suppliers, or instruments are illustrative and do not constitute endorsement, recommendation, or solicitation.

All trademarks, company names, and proprietary methodologies cited in this report remain the property of their respective owners. The analytical frameworks used in this publication (PESTLE, Porter's Five Forces, TRL scoring, scenario planning, strategic control point analysis, and others) are widely used in management consulting and strategy practice; their application here reflects Techadyant Labs' analytical choices and does not imply endorsement by their originators.

CONFIDENTIALITY CLASSIFICATION

This report is classified as Strategic Intelligence and is intended for the named distribution list of CXOs, government officials, defence planners, investors, venture capital and private equity funds, startup founders, policymakers, corporate strategy teams, and industry analysts. Redistribution outside this audience without a Techadyant Labs distribution licence is prohibited.

About Techadyant Labs

Techadyant Labs is a strategic intelligence and advisory firm that produces premium research at the intersection of industrial policy, capital markets, and technology. The firm's publications are designed to match the analytical depth and editorial discipline of Tier-1 global strategy consultancies — McKinsey Global Institute, PwC Strategy&, Deloitte Insights, BCG Henderson Institute, and Roland Berger — while focusing on topics where India's strategic interests, investment flows, and industrial capabilities converge.

Techadyant Labs combines primary research, secondary research, government datasets, industry filings, patent intelligence, trade-flow analysis, and structured expert engagement to deliver evidence-based strategic conclusions. Every publication is built on a Situation-Complication-Resolution framework, applies MECE discipline, and is structured so that each chapter answers five questions: What does this mean? So what? What should the reader do? What opportunities exist? What risks emerge?

The firm's editorial practice is governed by a Senior Partner (consulting standard), a Senior Editor (publishing standard), a Creative Director (visual design standard), a Data Visualization Lead, and an Industrial Economist. Each publication is subject to two-layer verification — a manual editorial checklist and an automated post-generation audit — before release.

Techadyant Labs is headquartered in India and serves a global audience. The firm's publications are available at labs.techadyant.com.

Editorial Note

This report applies the consulting writing standard used by leading global strategy firms. Every paragraph is structured to begin with a conclusion, support it with evidence, explain implications, and end with a strategic insight. The reader will find no academic preamble, no marketing language, and no AI-generated filler. Sentences are engineered for information density.

The report follows a chapter framework of Situation, Complication, Analysis, Evidence, Strategic Insight, Implications, Recommendations, Future Outlook, and Key Takeaways. Each chapter is designed to function as a self-contained consulting engagement. Cross-references to exhibits, tables, and other chapters are explicit; the reader is never asked to assume context.

Where assumptions are used — in market sizings, capex estimates, scenario projections, and capability scores — they are stated explicitly in the Methodology section and in the relevant chapter footnotes. Where data is incomplete or contested, Techadyant Labs has chosen conservative estimates and flagged them. No claim has been inflated; no risk has been minimised.

The editorial team has applied MECE discipline throughout — the eleven supplier pillars are mutually exclusive at the category level and collectively exhaustive of the fab-grade supplier ecosystem. Within each pillar, segmentation follows industry-standard taxonomies (SEMI, IEEE, Gartner) to ensure comparability with other published sources.

How to Read this Report

The reader has three primary entry points into this publication. The Executive Summary (10–15 pages) is designed as a standalone briefing — a CEO, minister, or managing partner can understand the entire thesis without reading beyond it. The chapter sequence (Chapters 1–20) is structured so that the strategic context is established first (Chapters 1–4), the supplier pillars are dissected next (Chapters 5–14), and the synthesis chapters (15–20) bring the analysis back to investment, risk, scenarios, and recommendations. The Appendices provide structured databases that are useful for ongoing reference.

Every exhibit (figure or table) carries a Figure or Table number, a professional title, a source line, and a Key Insight annotation. The reader is encouraged to read exhibits as standalone intelligence artefacts — the surrounding text provides context, but the exhibit is intended to communicate its core message without requiring the surrounding narrative.

Callout boxes throughout the report mark strategic insights, risks, and executive takeaways. Quote boxes highlight particularly material observations. The reader who only reads the callouts and the figure insights will absorb roughly 60 per cent of the report's analytical content — designed as a fast-track path for time-constrained executives.

> **READING PATHS BY AUDIENCE**
>
> CXOs and corporate strategists should read the Executive Summary, Chapters 1, 4, 15, 17, 18, and 20. Investors (VC / PE) should read the Executive Summary, Chapters 4, 15, 17, 18, and 20. Government officials and policymakers should read the Executive Summary, Chapters 2, 3, 5, 6, 9, and 20. Founders should read the Executive Summary, Chapters 4, 15, 17, and 20. Defence planners should read the Executive Summary, Chapters 1, 4, 11, 16, 18, and 20.

Table of Contents

The Table of Contents below reflects one level of chapter headings. To refresh page numbers after opening this document in Microsoft Word or WPS Office, right-click anywhere in the table and select 'Update Field'.

List of Figures

To populate the List of Figures, right-click anywhere in the field below and select 'Update Field'. All figure captions use the 'Figure' sequence label.

List of Tables

To populate the List of Tables, right-click anywhere in the field below and select 'Update Field'. All table captions use the 'Table' sequence label.

Glossary

This glossary defines 52 semiconductor supply chain terms used throughout the report. First occurrence of each term in the body text is accompanied by its abbreviation; subsequent occurrences use the abbreviated form.

ALD	Atomic Layer Deposition — thin-film deposition technique used to lay down materials one atomic layer at a time.
ATE	Automated Test Equipment — used to test ICs for functionality, performance, and reliability.
ATMP	Assembly, Testing, Marking and Packaging — back-end semiconductor manufacturing.
BGA	Ball Grid Array — surface-mount packaging for integrated circuits.
BOE	Buffered Oxide Etch — mixture of NH4F and HF used to etch SiO2.
CD-SEM	Critical Dimension Scanning Electron Microscope — measures pattern dimensions on wafer.
CMP	Chemical Mechanical Planarisation — flattening wafer surfaces using slurry and pad.
CVD	Chemical Vapor Deposition — thin-film deposition via gas-phase reactions.
DCS	Dichlorosilane (SiH2Cl2) — silicon source for epitaxy and polysilicon deposition.
DFT	Design-for-Test — design techniques to make ICs testable after manufacture.
DGFT	Directorate General of Foreign Trade — India's import-export authority.
EUV	Extreme Ultraviolet lithography at 13.5 nm wavelength, used for sub-7nm nodes.
EPC	Engineering, Procurement and Construction — turnkey project delivery.
FFU	Fan Filter Unit — combined fan and HEPA/ULPA filter used in cleanrooms.
FOUP	Front Opening Unified Pod — sealed container for 300mm wafers in fab.
FT	Final Test — final electrical test of packaged ICs.
GAA	Gate-All-Around — transistor architecture used at 3nm and below.
HCDS	Hexachlorodisilane (Si2Cl6) — silicon precursor for CVD.
HEPA	High-Efficiency Particulate Air filter — captures particles ≥0.3µm at 99.97%.
HVAC	Heating, Ventilation and Air Conditioning.
IP	Intellectual Property.
ISM	India Semiconductor Mission — central nodal agency for semiconductor incentives.
MSIPS	Modified Special Incentive Package Scheme — earlier capital subsidy programme.
NMP	Nitrogen Membrane Purifier — produces high-purity N2 on-site.
OSAT	Outsourced Semiconductor Assembly and Test — independent packaging houses.
PESO	Petroleum and Explosives Safety Organisation — Indian regulator for hazardous materials.
PLI	Production-Linked Incentive — demand-side subsidy on incremental sales.
PFA	Perfluoroalkoxy — fluoropolymer used in wet benches and chemical delivery.

PGMEA	Propylene Glycol Methyl Ether Acetate — solvent in photoresist formulations.
PR	Photoresist — light-sensitive material used in lithography.
PVD	Physical Vapor Deposition — sputtering and evaporation techniques.
RDL	Redistribution Layer — used in advanced packaging to reroute I/O.
RFQ	Radio-Frequency Quadrupole — used in mass spec / ion filtering.
SAM	Serviceable Addressable Market — portion of TAM reachable by a given product.
SEM	Scanning Electron Microscope.
SiP	System-in-Package — multiple ICs in one package.
SLA	Service-Level Agreement.
SOM	Serviceable Obtainable Market — realistic share of SAM captureable short-term.
SPECS	Scheme for Promotion of Manufacturing of Electronic Components and Semiconductors.
TAM	Total Addressable Market.
TCO	Total Cost of Ownership.
TEOS	Tetraethyl Orthosilicate — silica precursor for CVD.
TMA	Trimethylaluminum — aluminum precursor for ALD.
TMAH	Tetramethylammonium Hydroxide — developer used in lithography.
TRL	Technology Readiness Level — NASA-derived 1-9 scale.
TSV	Through-Silicon Via — vertical interconnect through a silicon die.
ULPA	Ultra-Low Penetration Air filter — captures ≥0.12µm at 99.9995%.
UPW	Ultrapure Water — water with ppt-level impurity concentration.
WF6	Tungsten Hexafluoride — tungsten precursor for CVD.
WLP	Wafer-Level Packaging — packaging at wafer level before singulation.
WSPM	Wafer Starts Per Month — capacity unit for wafer fab.
ZLD	Zero Liquid Discharge — full water recycling approach.

Abbreviations

This list defines 56 abbreviations used in the report. The list follows standard Indian and international semiconductor industry usage.

AIDC	Advanced Interconnect & Dielectric Consortium
AICTE	All India Council for Technical Education
ASML	Advanced Semiconductor Materials Lithography
ATMP	Assembly, Testing, Marking, Packaging
BIS	Bureau of Indian Standards
CDAC	Centre for Development of Advanced Computing
CMO	Contract Manufacturing Organisation
CAGR	Compound Annual Growth Rate
DFT	Design-for-Test
DGCI&S	Directorate General of Commercial Intelligence and Statistics
DGFT	Directorate General of Foreign Trade
DLM	Domestic Level Manufacturing
DMC	Dholera Materials Cluster
DPIIT	Department for Promotion of Industry and Internal Trade
EDA	Electronic Design Automation
EMC	Electronics Manufacturing Cluster
ESDM	Electronics System Design and Manufacturing
EV	Electric Vehicle
FDI	Foreign Direct Investment
FPGA	Field-Programmable Gate Array
GAA	Gate-All-Around
GIFT	Gujarat International Finance Tec-city
GOI	Government of India
GST	Goods and Services Tax
HBM	High Bandwidth Memory
HCL	Hindustan Computers Limited
IC	Integrated Circuit
IFSC	International Financial Services Centre
IGSS	Integrated Glass Substrate System
IICT	Indian Institute of Chemical Technology
IIT	Indian Institute of Technology
IPR	Intellectual Property Rights
ISM	India Semiconductor Mission
ITI	Industrial Training Institute
JV	Joint Venture
MeitY	Ministry of Electronics and Information Technology
MEIS	Merchandise Exports from India Scheme

MSIPS	Modified Special Incentive Package Scheme
NIELIT	National Institute of Electronics and Information Technology
OSAT	Outsourced Semiconductor Assembly and Test
PE	Private Equity
PESO	Petroleum and Explosives Safety Organisation
PLI	Production-Linked Incentive
PSMC	Powerchip Semiconductor Manufacturing Corporation
R&D	Research and Development
RoDTEP	Remission of Duties and Taxes on Exported Products
SEZ	Special Economic Zone
SIR	Special Investment Region
SME	Small and Medium Enterprise
SOC	System on Chip
SPECS	Scheme for Promotion of Electronic Components and Semiconductors
STPI	Software Technology Parks of India
TAM	Total Addressable Market
TCS	Trichlorosilane
VLSI	Very Large Scale Integration
ZLD	Zero Liquid Discharge

Executive Summary

India's semiconductor ambition has crystallised at Dholera. With Tata Electronics-PSMC's USD 11 billion fab, Tower Semiconductor's USD 10 billion analog facility, and the adjacent Sanand ATMP cluster (Micron, CG Power-Renesas, Kaynes), India has committed more than USD 35 billion in semiconductor capex across the Gujarat corridor in 36 months. This is the largest single-state semiconductor investment programme outside Taiwan, South Korea, and the United States. Yet the supplier ecosystem that determines whether these fabs operate at yield, at margin, and at scale remains under-built across eleven of eleven pillars. The strategic question is no longer whether Dholera will host a fab; it is whether the supplier ecosystem around the fab will be built fast enough, deep enough, and local enough to convert capex into strategic capability rather than import dependence.

Situation

India's semiconductor import bill has grown from USD 2.4 billion in 2020 to an estimated USD 7.1 billion in 2024 and is forecast to reach USD 15 billion by 2030 on current trajectories. Semiconductor imports are now the third-largest line item in India's electronics trade deficit, behind only crude oil and gold. The Government of India responded with the India Semiconductor Mission (ISM) in December 2021, committing INR 76,000 crore (USD 9.2 billion) in capital subsidies, and subsequently expanded the framework through SPECS, PLI for components, FutureDESIGN, and state-level top-ups in Gujarat, Uttar Pradesh, Tamil Nadu, and Telangana. Seven projects have received ISM approval with a combined capex of USD 28 billion and a fiscal support commitment of USD 16.6 billion. The Tata-PSMC Dholera fab (50,000 wspm, 28nm node) and the Tower-Dholera analog fab (40,000 wspm) together will create India's first multi-anchor semiconductor cluster at the Dholera Special Investment Region in Gujarat, 100 km south of Ahmedabad.

Complication

A fab without a supplier ecosystem is a building, not a strategic asset. The Tata-PSMC and Tower fabs will, at steady state, consume annually an estimated 9,000 tonnes of nitrogen, 220 tonnes of argon, 18 tonnes of helium, 28 tonnes of NF3, 16 tonnes of WF6, and 12 tonnes of silane — plus 1,400 tonnes of PGMEA solvent, 720 tonnes of CMP slurry, 45 tonnes of photoresist, and 6,500 kg of high-purity copper. Across all eleven supplier pillars — specialty gases, electronic chemicals, ultrapure water systems, cleanroom engineering, wafer handling, specialty metals, logistics and hazmat, metrology and testing, advanced packaging, equipment maintenance, and equipment calibration — India's average maturity sits at Technology Readiness Level (TRL) 3.7. Only three pillars (ultrapure water, advanced packaging, specialty metals) exceed TRL 5. Eight of eleven pillars are below TRL 4. Photoresist, CMP slurry, and wafer-handling consumables are at TRL 1–2, meaning zero commercial local capability. Import dependency exceeds 75 per cent in seven of the eleven pillars. Without targeted intervention, the Dholera fabs will be commercially operational but strategically hollow — a USD 35 billion capex programme that imports 80 per cent of its consumable inputs.

Resolution

This report's resolution is a structured, sequenced localisation agenda. India should pursue a three-horizon localisation strategy. In Horizon 1 (0–18 months), India captures quick wins in logistics and hazmat services (already at 60 per cent local content), UPW system service and consumables (50 per cent), and equipment maintenance contracts (35 per cent, with headroom to 60 per cent). In Horizon 2 (18–48 months), India establishes JVs in specialty gases (targeting N2, Ar, H2, and select electronic grades), specialty metals (high-purity Cu, Al, Ti via Hindalco and Midhani), and cleanroom EPC and materials. In Horizon 3 (48–84 months), India makes the long-horizon, IP-heavy bets — photoresist formulations (with JSR or Tokyo Ohka), CMP slurry (with Cabot or Versum), FOUP and pod IP (with Entegris), and metrology equipment (with KLA, ASML, Thermo Fisher service hubs). Each horizon requires a different instrument mix: Horizon 1 needs demand-pull (PLI), Horizon 2 needs capital subsidy (SPECS+), Horizon 3 needs technology transfer protocols and strategic equity. The 2026 ISM Strategic Materials Mission — currently in draft — is the policy vehicle that should anchor Horizon 2 and Horizon 3.



Figure **1**. Eleven Supplier Pillars — India Maturity, Dholera Proximity, Localisation Potential

Source: Techadyant Labs TRL-style scoring (1–9) across 11 supplier categories.

Key insight: *Eight of eleven supplier pillars are below TRL 4 — Horizon 1 and Horizon 2 interventions must close gaps to TRL 5+ before Tata-PSMC reaches 90% utilisation in 2029.*

Major Findings

- **Finding 1 —** the Dholera cluster has reached commercial criticality. Capex of USD 21 billion across two anchor fabs (Tata-PSMC + Tower) makes Dholera the first Indian site with the scale to attract tier-1 global suppliers. Without proactive supplier-attraction policy, however, these suppliers will serve the fab from existing hubs in Taiwan, South Korea, and Singapore rather than co-locating at Dholera.

- **Finding 2 —** the import dependency profile is the strategic vulnerability. Seven of eleven supplier pillars exceed 75 per cent import dependency. Specialty gases (92 per cent), electronic chemicals (88 per cent), wafer handling (97 per cent), and equipment calibration (90 per cent) constitute four strategic single-points-of-failure. A disruption to any one — geopolitical, logistical, or commercial — would halt fab operations within 30 to 90 days.
- **Finding 3 —** the localisation opportunity is USD 1.94 billion of SOM capture by 2030. Advanced packaging (USD 350M SOM), specialty metals (USD 200M), logistics (USD 220M), UPW systems (USD 180M), and equipment maintenance (USD 180M) form the 'prioritise' quadrant. Together they represent 58 per cent of the 2030 SOM opportunity at the highest feasibility.
- **Finding 4 —** the strategic control points are concentrated and IP-protected. EUV lithography, photoresists, CMP slurry formulations, FOUP / wafer pod IP, ATE test IP, and packaging substrates sit in the high-capture / high-moat quadrant. Independent local entry is not viable in these segments within the 2030 horizon; JV with one of the top-3 incumbents is the only credible path.
- **Finding 5 —** the risk register is dominated by supply-chain and geopolitical risks. Fifteen tracked risks; three sit in the severe-and-likely quadrant: specialty gas single-source (score 25), photoresist supply disruption (score 20), and FOUP / pod IP blockade (score 20). Resilience architecture must address these before the second fab reaches ramp.
- **Finding 6 —** the 2035 scenario probability is weighted to 'Steady Ascent' (55 per cent). The base case implies a USD 65 billion India semiconductor market by 2035, with Dholera capturing 22 per cent and a local supplier base of 28 per cent. The 'Quantum Leap' upside (20 per cent probability) requires ISM Strategic Materials Mission execution and a successful Dholera Tier-2 supplier programme.

Strategic Implications

For CXOs and corporate strategists at fabs, OSATs, and equipment OEMs: the implication is that supply-chain strategy is the primary competitive lever for the 2026–2030 period. Companies that lock multi-year supply contracts with two suppliers per strategic gas, qualify a second source for every wet chemical, and pre-invest in cleanroom EPC capacity at Dholera will out-execute peers by 12 to 18 months of ramp. For investors: the implication is that the most attractive risk-adjusted returns sit in the services cluster (logistics, calibration, maintenance) and the materials-adjacency cluster (specialty metals, UPW, cleanroom materials), not in the headline fab capex which is already funded. For government: the implication is that capital subsidy alone will not close the materials gap; the policy instrument mix must include technology-transfer protocols, IP-sharing frameworks, and tariff structures that incentivise localisation beyond simple capex subsidy. For founders: the implication is that the highest-potential startup opportunities are in niche electronic gases (NF3, WF6), specialty metal targets (Cu, Ti, Ta), and equipment service contracts — all of which are capital-light relative to fab capex but command fab-grade margins.

Future Outlook

Over the next decade, the Dholera supplier ecosystem will follow one of three trajectories. In the 'Quantum Leap' scenario (20 per cent probability, USD 110 billion market, 45 per cent local supplier base), India captures a strategic position in the global semiconductor supply chain comparable to South Korea's in the 2000s. In the 'Steady Ascent' scenario (55 per cent probability, USD 65 billion market, 28 per cent

local supplier base), Dholera becomes a credible second-tier global cluster — sufficient for national security objectives but not for global market share leadership. In the 'Stalled Engine' scenario (25 per cent probability, USD 28 billion market, 12 per cent local supplier base), the fab capex executes but the supplier ecosystem fails to localise, leaving India as a high-cost assembler dependent on imported materials. The probability distribution reflects three swing factors: the execution pace of the 2026 ISM Strategic Materials Mission, the success of the Tata-PSMC ramp in 2027–2029, and the geopolitical trajectory of US-China tech decoupling (which would redirect supplier interest toward India).



Figure **2**. Three 2035 Scenarios — Market Size, Dholera Share, Jobs, Local Supplier Base

Source: Techadyant Labs scenario planning model (base case 55% probability).

Key insight: *The base case (Steady Ascent, 55%) implies USD 65 bn market with 28% supplier localisation — upside (Quantum Leap, 20%) requires policy execution on materials localisation.*

Industry Transformation

The Indian semiconductor industry is in the middle of a structural transformation from a design-and-assembly economy to a manufacturing-and-supply-chain economy. Three structural shifts accompany this transition. First, the talent base is rebalancing: India's 1.2 million engineering graduates per year have historically been absorbed by software and IT services; semiconductor equipment, materials, and process engineering will absorb an additional 150,000 to 280,000 engineers by 2035 (depending on scenario). Second, the capital structure is rebalancing: Indian semiconductor capex as a share of GDP will rise from 0.05 per cent in 2024 to a projected 0.35 per cent by 2030 — still below Taiwan's 1.4 per cent but closing the gap. Third, the supplier geography is rebalancing: today's imports flow from Taiwan, South Korea, Japan, and the United States; the 2030 mix will see a meaningfully larger share sourced from Indian co-located suppliers at Dholera, Sanand, Hosur, and Jewar. Each of these shifts creates second-order opportunities in adjacent industries — industrial real estate, power infrastructure, water treatment, gas handling, hazmat logistics, and technical training.

Investment Thesis

The investment thesis is concentrated in three sub-clusters. The first is OSAT-adjacent materials and equipment: substrates, leadframes, wirebond materials, die-attach, and packaging consumables, with a combined 2030 SOM of USD 350 million at 25–30 per cent EBITDA margins. The second is specialty materials with credible localisation paths: high-purity copper, aluminium, titanium targets (via Hindalco and Midhani), and bulk electronic gases (N2, Ar, H2 via Inox Air Products, Universal Industrial Gases, Linde India). The third is the services cluster: logistics and hazmat (USD 220M SOM), equipment maintenance

(USD 180M SOM), and UPW and ZLD services (USD 180M SOM). These services have lower capital intensity (USD 10–30M check sizes), faster payback (3–5 years), and lower technology risk. The thesis excludes photoresist, CMP slurry, FOUPs, and EUV / advanced metrology in the 2030 horizon — these require JV structures with global incumbents and longer time-to-revenue (5–7 years).

Figure 3. Investment Priority Matrix — Attractiveness vs Feasibility by Pillar
Source: Techadyant Labs investment prioritisation framework.

Key insight: *Advanced packaging, logistics and equipment maintenance form the 'prioritise' cluster — capital should flow here first; photoresists and FOUPs require long-horizon JV strategies.*

Competitive Landscape

The competitive landscape for the Dholera supplier ecosystem is defined by three tiers of players. Tier-1 global incumbents — Linde, Air Liquide, Air Products, JSR, Tokyo Ohka, Cabot, Versum, Entegris, Honeywell, KLA, ASML, Applied Materials, Lam Research, Tokyo Electron, Advantest, Thermo Fisher — control the strategic control points and command 70–95 per cent value capture in their respective segments. Tier-2 regional players — Inox Air Products, Hindalco, Midhani, Thermax, Wabag, Ion Exchange, Bry-Air, Airox Nigen, Tata Electronics, CG Power, Kaynes, Cyient DLM, Syrma SGS — have Indian manufacturing capability and partial qualification in adjacent segments. Tier-3 emerging startups — Lamikon (NF3/WF6 pilot), Pragati Semicon Materials (CMP slurry R&D), Atherstack Materials (Cu/Ti targets), Vayuadh Semicon (bulk + electronic gases), NumPeak Materials (high-purity solvents) — are sub-Series B and represent the long-tail localisation pipeline. The Tier-1–Tier-2 partnership structure (JV, technology transfer, or distribution) is the most likely entry mode for Tier-1 players into the Indian market; the Tier-3 startup pipeline will require both capital and customer-qualification support to scale.

Technology Outlook

The technology outlook is shaped by three structural shifts in the global semiconductor industry. First, the transistor architecture transition from FinFET to Gate-All-Around (GAA) at the 3nm node is creating new materials requirements — ruthenium for cap layers, molybdenum for contacts, new low-k dielectrics — that are not yet locked into incumbent suppliers. This creates a 5–7 year window for new materials entrants. Second, advanced packaging (2.5D, 3D, chiplet) is becoming the primary vector for performance scaling, with substrate technology, underfill, and interconnect materials emerging as the new strategic control points. Third, the rise of high-bandwidth memory (HBM) for AI accelerators is creating unprecedented demand for advanced packaging materials and TSV (through-silicon via) chemistry. India's Dholera cluster, with both logic (Tata-PSMC) and analog (Tower) fabs, is well-positioned to participate in the second shift (advanced packaging) but is structurally excluded from the first (GAA node development) due to the 28nm starting node.

Policy Outlook

The policy outlook for 2026–2030 is positive but execution-dependent. The 2026 ISM Strategic Materials Mission (draft) is the single most important policy instrument on the horizon. If it commits USD 1.5 billion in targeted materials capex subsidy — with eligibility restricted to fab-grade materials (gases, chemicals, metals, packaging substrates, and cleanroom materials) — it would close the localisation gap meaningfully. State-level policy remains supportive: Gujarat's top-up structure remains the most attractive in India, but Tamil Nadu, Telangana, and Uttar Pradesh have closed the gap with state-specific policies in 2024. The risk in the policy outlook is execution: ISM's track record on first-round approvals (2021–2023) was strong, but the second-round (2024+) has slowed; policy execution speed will determine whether Dholera captures the 2027–2029 window before competing clusters in Vietnam, Indonesia, and Saudi Arabia establish their own supplier ecosystems.

Risk Outlook

The risk outlook is dominated by supply chain concentration and geopolitical exposure. Three risks define the resilience architecture agenda. First, specialty gas single-source dependency: helium (95 per cent import) and WF6 (96 per cent import) are concentrated in two and three supplier countries respectively; a single supply disruption would halt fab operations within 30 days. Second, photoresist supply: JSR, Tokyo Ohka, and Shin-Etsu control 85 per cent of global supply, all Japan-based; a Japan-China geopolitical event would create a 12–18 month disruption window. Third, FOUP and wafer pod IP: Entegris controls 85 per cent of the 300mm FOUP market; refusal to license would prevent Indian localisation indefinitely. Each risk requires a different mitigation: dual-sourcing contracts for gases, strategic stockpiling for photoresist, and JV mandate for FOUP IP. The Indian government should consider a Semiconductor Strategic Reserve mechanism — modelled on the US Defense Production Act Title III programme — to underwrite stockpiling of the three highest-risk materials.

Strategic Recommendations

The twelve strategic recommendations span four audiences. For CXOs: (1) Lock multi-year supply with two suppliers per strategic gas within 6 months. (2) Establish JV with one of top-3 gas/chemicals players within 18 months. (3) Invest in cleanroom EPC capability for fab-grade work within 36 months. For investors: (1) Prioritise advanced packaging OSAT-adjacent materials and equipment (check size USD 30–80M). (2) Back specialty metals platforms via Hindalco/Midhani (check size USD 40–100M). (3) Fund logistics and calibration services cluster (check size USD 10–30M). For government: (1) Launch ISM Strategic Materials Mission 2026 with USD 1.5 billion commitment. (2) Establish PESO single-window hazmat clearance for Dholera cluster. (3) Build talent pipeline via IIT-Dholera Semicon Academy (5,000 graduates/year). For founders: (1) Niche electronic gases (NF3, WF6) JVs with global players. (2) Equipment service and calibration for installed base. (3) UPW/ZLD services with predictive maintenance analytics.

EXECUTIVE SUMMARY — FIVE STRATEGIC CONCLUSIONS

(1) Dholera is India's first credible semiconductor cluster; whether it becomes a strategic asset depends on supplier ecosystem depth, not fab capex. (2) The localisation opportunity is USD 1.94 billion of 2030 SOM, concentrated in packaging, metals, logistics, and services. (3) Eight of eleven supplier pillars are below TRL 4; Horizon 1, 2, 3 sequenced localisation is the structural response. (4) Three risks (gas single-source, photoresist, FOUP IP) define the resilience architecture agenda. (5) The 2035 base case is 'Steady Ascent' (USD 65 billion market, 28 per cent local supplier base); the upside requires the 2026 ISM Strategic Materials Mission to execute.

Chapter 1. The Dholera Strategic Inflection Point

EXECUTIVE TAKEAWAY

India's semiconductor ambition has crystallised at Dholera. USD 21 billion in fab capex across two anchors (Tata-PSMC and Tower) has established the country's first credible multi-fab cluster. The strategic question is no longer whether Dholera will host a fab; it is whether the supplier ecosystem around the fab will be built fast enough, deep enough, and local enough to convert capex into strategic capability rather than import dependence.

Situation

India's semiconductor import bill has grown from USD 2.4 billion in 2020 to USD 7.1 billion in 2024, a 31 per cent compound annual growth rate that exceeds every comparable macro indicator for the Indian economy. On current trajectories, the bill will exceed USD 15 billion by 2030 and reach USD 25–30 billion by 2035 — equivalent to 0.4–0.6 per cent of projected GDP, and a structural drag on India's current account. The growth is driven by three demand pools: smartphone and consumer electronics (45 per cent of demand), automotive and industrial (35 per cent), and the emerging AI / data-centre accelerators (15 per cent, growing fastest). India's domestic production covers only 8 per cent of demand today; even with full ramp of all approved fabs, domestic production will cover 28 per cent by 2030.

The Government of India's response — the India Semiconductor Mission (ISM), launched December 2021 with INR 76,000 crore (USD 9.2 billion) commitment — has approved seven projects across greenfield fab, ATMP, and OSAT segments. Combined approved capex is USD 28 billion, with USD 16.6 billion in fiscal support. Two of these projects — the Tata-PSMC Dholera fab (USD 11 billion, 50,000 wspm, 28nm node) and the Tower Semiconductor Dholera analog fab (USD 10 billion, 40,000 wspm) — will co-locate at the Dholera Special Investment Region (SIR) in Gujarat, creating India's first multi-anchor semiconductor cluster. The Micron ATMP at Sanand (USD 2.75 billion, 6 million wafers/month) sits 90 km north, creating a Gujarat semiconductor corridor that aggregates USD 35 billion in capex across 250 km.



Figure **4**. India Semiconductor Capex Announcements, 2021–2026

Source: Techadyant Labs analysis of company announcements and ISM approvals (2021–2026).

Key insight: *Tata-PSMC and Tower-Dholera fabs together commit USD 21 bn — establishing Dholera as India's largest single-node investment cluster.*

Complication

A fab without a supplier ecosystem is a building, not a strategic asset. The Tata-PSMC and Tower fabs will, at steady state, consume annually an estimated 9,000 tonnes of nitrogen, 220 tonnes of argon, 18 tonnes of helium, 28 tonnes of NF3, 16 tonnes of WF6, and 12 tonnes of silane — plus 1,400 tonnes of PGMEA solvent, 720 tonnes of CMP slurry, 45 tonnes of photoresist, 6,500 kg of high-purity copper, and 8,000 cubic metres per day of ultrapure water. Each input is critical to fab yield; a single missing input halts operations within hours. Today, more than 80 per cent of these inputs are imported.

The complication is structural. Semiconductor supplier ecosystems develop over decades, not years. Taiwan's Hsinchu cluster took 25 years (1987–2012) to reach full supplier density; South Korea's Pyeongtaek took 18 years (2005–2023) to mature. Dholera is starting from a base where, across eleven supplier pillars, India's average maturity sits at Technology Readiness Level (TRL) 3.7 — below the TRL 5 'pilot qualified' threshold and far below the TRL 7 'commercial-ready' threshold. Eight of eleven pillars are below TRL 4. The supplier ecosystem that the Dholera fabs will need at scale does not yet exist in India; building it in the 36-month window before Tata-PSMC's first wafer-out (target Q3 2027) is the central strategic challenge.



Figure **5**. India Semiconductor Import Bill, 2020–2030 (Actual & Forecast)

Source: Techadyant Labs synthesis of MoCIT trade data and ISM demand projections.

Key insight: *Without domestic substitution, India's semiconductor import bill will exceed USD 15 bn by 2030 — equivalent to ~0.4% of projected GDP.*

Analysis

The global semiconductor trade flow data makes India's structural position clear. India absorbs less than 3 per cent of global semiconductor trade today; the dominant flows are Taiwan-to-China (USD 95 billion), Taiwan-to-USA (USD 72 billion), South Korea-to-China (USD 88 billion), and South Korea-to-USA (USD 54 billion). Even at full ramp, India's domestic production will displace only 8–12 per cent of these flows by 2030. The strategic significance of Dholera is therefore not in displacing global trade flows; it is in reducing India's own import dependency and creating a domestic supplier base that can support national-security-relevant semiconductor demand (defence, aerospace, critical infrastructure, telecommunications).

The Dholera choice itself reflects strategic logic. Dholera scores well on land availability (9.0/10 vs. Hsinchu's 4.0), seismic stability (9.5 vs. 7.0), and policy support (8.5 vs. 7.5) — the three dimensions most critical for a greenfield fab. It scores poorly on supplier density (3.0 vs. 9.5), talent depth (6.0 vs. 8.0), and logistics cost index (6.0 vs. 8.5) — the three dimensions that determine supplier ecosystem build-out. This profile is the inverse of an established cluster: strengths are in the structural inputs that cannot be changed quickly (land, seismic, policy), weaknesses are in the operational dimensions that can be built. Dholera is therefore the right long-term bet, but the build-out curve will be steep.



Figure **6**. Global Semiconductor Trade Flows — India's Position (2024)
Source: Techadyant Labs analysis of WSTS, UN Comtrade, and ICE data.

Key insight: *India absorbs < 3% of global semiconductor trade; Dholera-scale localisation is required to re-balance flows and reduce forex exposure.*

Strategic Insight

The strategic insight is that the Dholera cluster's success is a function of supplier ecosystem depth, not fab capex. The fab capex is committed and largely funded. The supplier ecosystem is not. The decisive variable over the 2026–2030 period will be the pace at which eleven supplier pillars move from sub-TRL 4 to TRL 5+ (qualified pilot) and TRL 7 (commercial). This pace is determined by three inputs: (1) the execution speed of the 2026 ISM Strategic Materials Mission, (2) the willingness of Tier-1 global suppliers to JV or co-locate at Dholera, and (3) the ramp profile of the Tata-PSMC fab which creates the demand signal that justifies supplier investment. All three inputs are within policy and commercial influence — the outcome is not pre-determined.

Implications

The implications differ by audience. For the Tata-PSMC and Tower operating teams: the implication is that procurement strategy is the primary operational risk in 2026–2028; securing qualified second sources for every strategic material is more urgent than cost optimisation. For the Government of Gujarat and MeitY: the implication is that land allocation at Dholera SIR should prioritise supplier co-location (within 50 km of the fab) over generic industrial use; a 'Dholera Materials Cluster' (DMC) zone with pre-cleared environmental and PESO approvals would materially accelerate supplier build-out. For investors: the implication is that the period 2026–2028 is the optimal entry window for supplier-side investments — before the Tata-PSMC ramp validates demand but after the policy framework is locked. For Tier-1 global suppliers: the implication is that the Dholera window is open now; supplier land allocation is being completed in 2026 and the cost of entry rises sharply once the first wave of co-located suppliers is established.

Future Outlook

Dholera will, by 2030, host at least two commercial fabs, one ATMP facility, and 40–60 co-located suppliers (the bulk in logistics, gases, UPW, and cleanroom materials). By 2035, the cluster could host 80–120 suppliers, employ 60,000–280,000 people (depending on scenario), and capture 22–35 per cent of India's semiconductor demand. The risk to this outlook is execution: the cluster's trajectory is set by policy execution in 2026–2027 (ISM Strategic Materials Mission, PESO single-window, talent pipeline) and by Tata-PSMC's ramp pace in 2027–2029. If either lags by 12 months, the cluster's supplier ecosystem build-out is delayed by 18–24 months, with corresponding knock-on effects for India's broader semiconductor objectives.

> **CHAPTER 1 — KEY TAKEAWAYS**
>
> (1) Dholera is India's first credible multi-fab cluster; USD 35 billion in capex is committed across the Gujarat corridor. (2) The supplier ecosystem is at TRL 3.7 average; eight of eleven pillars below TRL 4. (3) Build-out window is 36 months before Tata-PSMC first wafer-out in Q3 2027. (4) Strategic success depends on supplier depth, not fab capex. (5) Three policy and commercial inputs will determine the 2026–2030 trajectory.